

Patentees:

Alex Kalnitsky

Yih-Shung Lin

Patent No.: 5,986,330

Title:

ENHANCED PLANARIZATION

TECHNIQUE FOR AN INTEGRATED CIRCUIT

Issued:

November 16, 1999

Atty Dk No.: 93-C-023C3

Reissue Application

Applicants:

Alex Kalnitsky

Yih-Shung Lin

Serial No.:

09/998,595

Title: ENHANCED

PLANARIZATION TECHNIQUE FOR AN INTEGRATED CIRCUIT

Filing Date: November 16, 2001

Atty Dk No.: 93-C-023RE (1678-42)

CERTIFICATE OF MAILING OR TRANSMISSION

I hereby certify that this correspondence is being deposited in the United States Postal Service as First Class Mail in an envelope addressed to: Mail Stop Issue Fee, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this

day of September, 2006.

COMMENTS ON STATEMENT OF REASONS FOR ALLOWANCE

Date: September 28, 2006

COMMISSIONER FOR PATENTS:

The undersigned would like to point out that the claims may be allowable for reasons other than those set forth in the Examiner's Statement of Reasons for Allowance. Moreover, while the combinations of elements recited in the allowed claims are patentable the undersigned would like to point out that some or all of these individual elements may be broadened such that the resulting combination is still patentable. Applicants may elect to pursue such claims, or to pursue claims directed to other aspects of the present invention, such as the non-elected claims that were cancelled in the present application, through a continuation application, another reissue application, or through a reexamination proceeding as appropriate.

If the Examiner has any questions or comments regarding the above statements he is respectfully requested to contact the Applicant's attorney, Paul F. Rusyn, at (425) 455-5575.

Respectfully submitted,

GRAYBEAL JACKSON HALEY LLP

Paul F. Rusyn

Attorney for Applicant
Registration No. 42,118
155-108th Avenue N.E., Ste. 350

Bellevue, WA 98004-5973

(425) 455-5575

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Applicant:	Alex Kalnitsky	Docket No:	93-C-032RE
Serial No:	09/998,595	Art Unit:	2822
Filed:	November 16, 2001	Examiner :	Kevin M. Picardat
For:	ENHANCED PLANARIZATION TECHNIQUE FOR AN INTEGRATED CIRCUIT	Confirmation No :	6201

TRANSMITTAL LETTER

Mail Stop Issue Fee Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

Sir:

In response to the Notice of Allowance and Fee(s) Due mailed July 20, 2006, for the above-identified patent application, enclosed are the following:

- (1) Part B-Fee(s) Transmittal PTOL-85 with Certificate of Mailing.
- (2) Check in the amount of \$1,406.00 for payment of (a) Issue Fee and (b) advanced order of two copies; and (c) Publication Fee.
- (3) Comments on Statement of Reasons for Allowance.
- (4) Amendment Under rule 312
- Our return postcard. (5)

The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 19-1353. A duplicate copy of this sheet is enclosed.

Ref: 10/04/2006 RMEBRAH1 0023352600 Name/Number:09998595 FC: 9204 \$50.00 CR

Respectfully submitted,

Mario J. Donato, Jr. Reg. No. 37,816 Attorney for Applicant

STMicroelectronics, Inc. 1310 Electronics Drive/MS 2346 Carrollton, TX 75006 972-466-7503

CERTIFICATE OF MAILING 37 CFR 1.8(a)

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail with sufficient postage, in an enveloped addressed to: Mail Stop Issue Fee, Commissioner for Patents, P. O. Box 1450, Alexandria VA. 22313-1450 on the date below: